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Abstract: Analogue-to-digital converters (ADC) using oversampling technology and Σ-∆ 19 
modulation mechanism are widely applied in digital audio systems. This paper presents an audio 20 
modulator with high accuracy and low power consumption by using discrete second-order 21 
feedforward structure. A 5-bit SAR (Successive-approximation-register) quantizer is integrated 22 
into the chip, which reduces the number of comparators and the power consumption of the 23 
quantizer compared with Flash ADC type quantizers. An analogue passive adder is used to sum 24 
the input signals and it is embedded in a SAR ADC composed of capacitor array and a dynamic 25 
comparator which has no static power consumption. To validate the design concept, the designed 26 
modulator is developed in a 180 nm CMOS process. The peak SNDR (signal to noise distortion 27 
ratio) is calculated as 106 dB and the total power consumption of the chip is recorded as 3.654 mW 28 
at the chip supply voltage of 1.8 V. The input sine wave of 0 to 25 kHz is sampled at a sampling 29 
frequency of 3.2 Ms/s. Moreover, the results achieve 16-bit ENOB (effective number of bits) when 30 
the amplitude of the input signal is varied between 0.15 V to 1.65 V. By comparing with other 31 
modulators which were realized by 180nm CMOS process, the proposed architecture outperforms 32 
with lower power consumption. 33 
Keywords: Feedforward modulator, quantizer, SAR, Σ-Δ modulator. 34 
 35 
1. Introduction 36 
  The rapid development of the Internet of Things (IoTs) demands sophisticated electronics to 37 
support the vision of smart cities [1]. High-performance ADCs are frequently used in embedded 38 
systems such as mobile phones, iPad, interactive multimedia systems and so on [2][3]. All of these 39 
devices require that the conversion chip has a high signal-to-noise ratio (SNR). There are many types 40 
of ADCs [4], the traditional ones are pipelined, successive-approximation-register (SAR) and Σ-Δ, 41 
which have been developed rapidly in recent years. 42 
A traditional pipelined ADC consists of resistor divider, comparator, buffer and encoder. Its 43 
advantage is high A/D conversion speed, however, it suffers from having a low resolution, high 44 
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power consumption, high cost and less precision. In contrast to pipelined ADC, an SAR ADC is 45 
comprised of a comparator, a D/A converter, a comparison register SAR, a clock generator and a 46 
control logic circuit. Its operating principles is to continuously compare the sampled input signal 47 
with a known voltage and then convert it into a binary number [5][6]. Due to the matching errors of 48 
internal components of SAR ADC, it is widely used in medium and low speed and medium 49 
resolution sensor networks. Although SAR ADC [7] has power consumption efficiency, it is difficult 50 
to realize high precision due to its structural characteristics and requires additional correction 51 
circuits which increases component overhead and power consumption of ADC[8]. To combat with 52 
the above defficiencies, the core technologies of Sigma-Delta modulator which are based on the 53 
oversampling and noise shaping technologies were proposed to achieve high speed and high 54 
precision. Moreover, sigma-delta modulator can easily obtain higher performance in low-order 55 
quantization, while the quantizer of Sigma-Delta modulator usually adopts traditional Flash 56 
structure, which leads to the higher power consumption of the circuit. As sigma-delta ADC adopts 57 
the same technologies as sigma-delta modulator, it reduces the requirements for component 58 
matching, saves cost, and is relatively easy to realize conversion accuracy of more than 14 bits, thus 59 
being suitable for applications in low power consumption modules[9][10]. 60 
Combining the advantages of SAR and sigma-delta ADCs, this paper proposes an architecture 61 
that combines SAR and sigma-delta ADCs. That is sigma-delta low power consumption, high 62 
precision modulator based on SAR structure quantizer [11]. ADC of this structure can reduce 63 
quantization noise in the required signal frequency band through noise shaping and oversampling 64 
technology, improving analogue-to-digital converter SNDR (signal to noise distortion ratio). At the 65 
same time, due to the use of SAR quantizer, modulator power consumption is also reduced 66 
compared with traditional sigma-delta modulator [12]. 67 
The structure of this paper can be summarized as follows. Section 2 provides an overview of the 68 
improved modulator based on SAR quantizer. This section is followed by the overall circuit 69 
structure verification. In Section 4, the key circuit design of the modulator is presented, including the 70 
circuit design and optimization of the quantizer module and the improvement of the amplifier. In 71 
section 5, the integrator circuit module anlsysis is described and it covers the design of 72 
transconductorance operational amplifer ciruict and reference voltage source, while section 6 73 
discusses the pre-circuit simulation and verification. The layout of the chip is presented in Section 7 74 
and the feasibility of this structure is verified in Section 8, followed by the conclusion in Section 9. 75 
2. Improved Σ-Δ Modulator Based on SAR Quantization Structure 76 
The quantization noise is determined by the bit number of the quantizer. The higher the bit 77 
number, the smaller the noise[13]. Compared with the single-bit quantization structure, the multi-bit 78 
quantization structure not only improves the modulator performance but also reduces the total 79 
system power consumption and improves the stability of the system. However, if the quantization 80 
bit is too high, the conversion rate will be reduced.  81 
Choosing a five-bit quantization structure and multiple bits can also reduce the performance 82 
requirements of the integrator[14]. For a stable integrator, it adopts a second-order or cascade 83 
structure as a high-order single-loop structure. Meanwhile, to reduce the power consumption and 84 
swing requirement of the modulator, the modulator adopts a low swing circuit structure[15], and 85 
the integrator only processes the residual value between the quantization result of the quantizer and 86 
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the input signal, which has a small amplitude. The noise shaping effect can be achieved by using the 87 
second-order integrator structure, and the stability of the system also remains good. 88 
Hence, a second-order five-bit modulator structure is proposed, as shown in Figure 1. The 89 
integrator in the modulator is formed by a discrete switched capacitor and transconductance 90 
operational amplifier, and the discrete switched capacitor makes the integrator insensitive to jitter 91 
caused by clock[16]. Because the swing of the integrator is affected by the swing of the operational 92 
amplifier, the transconductance operational amplifier generally adopts sleeve structure. At the same 93 
time, the active adder which adds the feedforward result of the integrator, the input signal is 94 
replaced by the passive adder, which further reduces the power consumption of the system[17]. 95 
In order to realize low power consumption circuit, there are many existing structures and 96 
schemes for Σ-Δ modulator module such as [18] where the Σ-Δ modulator based on SAR 97 
quantization structure is reported. It adopts a 2nd order integrator with 4-bit quantizer architecture 98 
and conducts post-simulation on the circuit behaviour, circuit itself, and at the layout level, which 99 
verifies the feasibility of the scheme. 100 
 101 
Figure 1.  Sigma-delta ADC system block diagram 102 
Fig. 1 shows a Sigma-delta ADC system framework which consists of a reusable 5-bit SAR ADC 103 
and two integrators. The input signal X(Z) first enters the quantizer for five-bit quantization. The 104 
quantization result of each bit is fed back to the input signal port through the D /A converter, and 105 
subtraction is performed with it. Therefore, the voltage processed by the quantizer is the difference 106 
between the quantization result and the input signal, and the power consumption is lower than that 107 
of the comparator. After five-bit quantization, the difference between the final quantization result 108 
and the input signal is sent to the integrator. The integrator only deals with the quantization error, 109 
and the integrated result Y(Z) is sent back and added in the next quantizer sampling to obtain higher 110 
conversion accuracy.  111 
In a traditional feedforward modulator, an amplifier is required to form an active analogue 112 
adder [19] at the ADC input node, which increases the power consumption of the modulator. In this 113 
paper, a multi-bit feed-forward [20] ADC without active analogue adder is adopted to overcome the 114 
power issue. The passive adder embedded in SAR ADC is implemented by using a separate 115 
capacitor array [21] and a dynamic comparator [22]. The integrator is realized by a ring amplifier 116 
without static current. The capacitor array of the SAR ADC samples the input signal, and the 117 
capacitor CS samples the integrator output. After this sampling operation, the SAR ADC quantizes 118 
the sampled signal in a binary search mode and outputs it through DAC. Finally, a residual voltage 119 
VRES is generated on the top plate of the capacitor array. 120 
                        VRES(z) = VIN(z)− VDAC_OUT(z)                                   (1) 121 
where VIN is the input sample signal and VDAC_OUT is the output voltage of the DAC. The 122 
residual voltage is then processed by a two-stage integrator in the integration phase of the ADC. 123 
X(Z) Y(Z)
DAC
integrator
H(Z)
quantizer
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Whereas the digital output of the current sample VDAC_OUT (k) can be expressed as: 124 
                   VDAC_OUT(z) = VIN(z) + VRES(z) ∗ H(z) + Q(z)                     (2) 125 
where H(z)is the transfer function of the integrator, and Q(z)represents the quantization noise 126 
and comparator noise of the ADC. Substituting VRES of equation (1) into equation (2), the following 127 
system transfer function (3) is obtained.  128 
                      VDAC_OUT(z) = VIN(z) + 1/(1 + H(z))Q(z)                        (3) 129 
The signal transfer function and noise transfer function can be obtained from equation (3), as shown 130 
in equation (4) and(5).                               131 
                                 STF(z) = z−2                                      (4) 132 
                                  NTF(z) = (1 − z−1)2                                  (5) 133 
Where STF is a signal transmission function and NTF is a noise transmission function. It can be seen 134 
from equation (5) that NTF is a high-pass function, and the system suppresses the noise at low 135 
frequency, thus achieving a higher signal-to-noise ratio in bandwidth. 136 
In the proposed architecture, SAR quantizer is not only used to realize the quantization of 137 
modulator but also used to realize the summation of the input signal and feedback signal in the 138 
traditional modulator. In this way, the sampling capacitance of the first integrator in the modulator 139 
can be multiplexed with the capacitance of SAR quantizer, thus reducing the power consumption 140 
and area of the modulator[23]. Another advantage is that multiplexing technology provides a signal 141 
feed-forward path for the modulator, forming a feed-forward modulator structure, which makes the 142 
output swing of the integrator independent of the input signal of the modulator, thus improving the 143 
overload rate of the modulator. Therefore, the requirements for amplifiers in integrators are greatly 144 
reduced, allowing smaller open-loop gain and lower bandwidth. Because the input signal of the 145 
modulator is directly sampled to the capacitor array of the quantizer without going through the 146 
integrator, the sum swing of the integrated output is very small, and the analogue adder with too 147 
large swing is not needed, which reduces the design difficulty of the modulator. 148 
Based on multiplexed SAR quantizer and feedforward technology, the proposed modulator can 149 
handle the input signal range close to full amplitude. Therefore, the small capacitance can meet the 150 
requirements of circuit thermal noise[24]. The quantizer only needs half of the clock cycle to sample 151 
the output of the integrator, and the small CS can greatly reduce the requirements for the 152 
second-stage integrator. 153 
3. The overall circuit design of the modulator  154 
The circuit schematic diagram of the multi-bit modulator is shown in Fig.2. It consists of an 155 
integrator, a quantizer, a clock circuit, a capacitor array, a DAC and other units. The main circuit of 156 
the modulator is composed of a quantization part and integration part. The clocks in the circuit are 157 
the integrator clock and the SAR quantizer clock. The working timing of the whole modulator is 158 
shown in Fig.3. In the sampling phase (φ1/φ1d) which is the sampling clock of the integrator, the 159 
quantizer requires to complete sampling and digital conversion. In the integration phase (φ2/φ2d) 160 
which is the integration clock of the integrator, the quantization result is fed back to the input via 161 
DAC and subtracted from the input signal. CLKC is the control clock of quantizer comparator, 162 
which is generated by the internal circuit of the quantizer. This scheme focuses on the low power 163 
consumption design of amplifiers and quantizers[25]. In the imaginary frame of Fig. 2, VREFP and 164 
VREFN are positive and negative reference voltages respectively, while VCM is common-mode 165 
voltage, Vin and Vip are input signals, and CLKC is the control clock of the comparator. To obtain 166 
the required VREFP=1.8V, ADC needs 16 cell capacitors. The clock switch φs is closed in the 167 
sampling stage of the quantizer. Meanwhile, φ2 is closed during the whole working period of the 168 
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quantizer and is turned off when the integrator results are sampled. φ1 is closed when the quantizer 169 
samples the integrator result. Vfp and Vfn are the integration results of integrator feedforward to the 170 
positive and negative terminals of the quantizer. 171 
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Figure 2.  General circuit structure diagram. 173 
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174 
Figure 3. Modulator timing diagram. Where φs is the quantization sampling clock, φd is the quantization conversion clock, 175 
and Clkc is the comparison clock of the SAR comparator[26]. 176 
4. Quantizer Circuit Module Analysis and Optimization Design    177 
Flash ADC is usually used as a quantizer in multi-bit quantization modulator. Flash ADC 178 
requires multiple comparators and also has the problems of matching circuit and large dynamic 179 
power consumption[27]. If a pre-amplifier is added at the front end of the comparator, static power 180 
consumption will be increased. In order to address the above-mentioned problems, a scheme of the 181 
modulator using 5-bit SAR ADC as quantizer is proposed. SAR ADC has no static power 182 
consumption, and the precision is 5 bits, which has no problem of matching circuit. The sampling 183 
frequency of the designed ∆-Σ modulator is 3.2 Ms/s. At this sampling rate, 5-bit SAR ADC has 184 
lower power consumption compared with Flash ADC. In addition, the SAR quantizer structure is 185 
used to implement the addition of the adder output signal and the input signal. The adder adds the 186 
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feedforward signals of the integrator. The output swing of integrators is very small, which leads to a 187 
very small output swing of the adder and therefore greatly reduces the requirements for the 188 
amplifier. 189 
The working process of the quantizer is divided into sampling [28] and digital conversion. Both 190 
of these two processes are completed in the sampling phase (φ1/φ1d) of the integrator. To avoid 191 
using an external high-frequency clock, the comparator clockin within SAR quantizer is generated 192 
by the SAR internal circuit, and the specific operation timing is shown in Fig.3. In the sampling 193 
phase (φs), MSB sampling capacitor is connected to VREFP, and the lower plate of the other 194 
capacitors is connected to VREPN. The SAR capacitor array samples the output of the integrator 195 
while the input signal is sampled to a capacitance equivalent to the entire SAR capacitor array. After 196 
the sampling is completed, the sampling switch is turned off to start digital conversion. The 197 
capacitor upper plate sampling the input signal is connected to the common mode VCM, and the 198 
SAR quantizer obtains the conversion result through successive comparison[29]. At the same time of 199 
completing the conversion, the SAR quantizer receives the addition of the adder output signal and 200 
the input signal. After the digital conversion process is completed, the SAR quantizer outputs the 201 
conversion result through control logic. 202 
4.1 Sampling module 203 
Input signal sampling is mainly realized by gate voltage bootstrap switch circuit, capacitor 204 
array and sampling common-mode voltage. Compared with the transmission gate and MOS switch, 205 
the gate voltage bootstrap switch is more stable and has lower transmission loss, but the chip area is 206 
large, so it is only used in sampling. There is no need for 32 unit capacitors, but only 16 unit 207 
capacitors. 208 
Vin
SAR
Vip
Samp
S2
Vcm
Vcm
S1
CS
S1
outp
CS
S1
outn
S2
Vcm
S1
Vcm
Samp
8C 4C 2C C C
8C 4C 2C C C
Gate voltage 
bootstrap switch
Gate voltage 
bootstrap switch
 209 
Figure 4. Quantizer sampling circuit 210 
Sensors 2020, 9, x FOR PEER REVIEW 7 of 19 
 
In the quantizer sampling input signal and conversion stage, S1 is always open and S2 is 211 
always closed. Samp and the gate voltage bootstrap switch are switched off after completing 212 
sampling. When sampling the output of the integrator, switch S1 is closed and switch S2 is open, 213 
the upper plate of capacitor CS is connected to a common-mode voltage, and the lower plate is 214 
connected to integrator output voltages outp and outn. After sampling the integrator, the switch S1 215 
is turned off, and the input signal is sampled by the quantizer. The switch S2 is closed, and the 216 
voltage value of the upper plate of the capacitor CS becomes the sampled voltage values Vin and 217 
Vip, and the lower plate is suspended. By combining the sampling structure of the input signal 218 
with the sampling structure of the output of the integrator, the quantizer sampling circuit is formed 219 
as shown in Fig. 4.  220 
This part mainly optimizes the circuit structure in the following two aspects. First, in order to 221 
reduce the power consumption and chip area of the whole circuit, capacitance multiplexing circuit 222 
is adopted. Its structure can reduce the number of capacitors and by choosing a relatively large 223 
capacitor size, it makes the capacitor matching better. In the second aspect, proper logic control 224 
circuit is adopted in the logic control of quantizer. As shown in Fig. 4, the logic levels of the two 225 
points on the left side of the CS capacitor are controlled to maintain a constant common mode level 226 
in the whole quantization process, thus reducing errors caused by inconsistent common-mode 227 
levels. 228 
4.2 SAR comparator module 229 
SAR comparator adopts differential structure. It compares the analogue signal obtained by the 230 
sampling capacitor with the analogue signal obtained by adding the integrator output and input 231 
signal, to finally obtain a digital signal. At the same time, the comparator adopts a dynamic latch 232 
structure, which further reduces the power consumption of the system [30]. The latch structure 233 
saves the comparison result every time and then resets the comparator state to realize multiplexing. 234 
The multiplexing function is completed by the output of the comparator itself cooperating with the 235 
external clock circuit. After the output of the comparator is generated, the comparator stops 236 
working and reset to prepare for the next comparison. The latch function is realized by SAR logic 237 
control structure, and the quantized values obtained by five comparisons are saved one by one and 238 
output in parallel [31]. Compared with the traditional comparator, SAR comparator adopts PMOS 239 
design and achieves multiplexing function, and its corresponding schematic diagram is shown in 240 
Figure 5. 241 
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     Figure 5. SAR comparator structure 243 
In Fig. 5, Vin and Vip are the positive and negative input ports of the comparator, and Von and 244 
Vop are the positive and negative output ports of the comparator. PMOS transistors M2 and M3 are 245 
differential input stages connected with input signals. PMOS transistors M4 and M5 have positive 246 
feedback structure, M6 and M7 realize common source amplification, and NMOS transistors M8, 247 
M9, M10 and M11 are used for resetting. When the clk signal is at a high level, it is reset. At this 248 
time, NMOS transistors M8, M9, M10 and M11 are turned on, and M8 and M9 discharge the output 249 
ports, i.e. Von and Vop at the same potential and turn on the PMOS transistors M4 and M5. M10 250 
and M11 make the drain potentials of M2 and M3 which is equal to realize reset. This can be 251 
achieved by comparing M2 and M3 when the clk signal is low which is equivalent to the terminal 252 
volage of Vip greater than the terminal voltage of Vin. At this time, the channel width is opened by 253 
M2 which is smaller than M3, and the drain potential of M3 is pulled up quickly, reaching a high 254 
level first, so that M4 is turned off and the drain potential of M2 is no longer changed. Then Vop 255 
outputs a high level and Von outputs a low level to complete the comparison[32]. 256 
5. Integrator Circuit Module Analysis and Optimization Design 257 
Combining the designed transconductance operational amplifier with the switched capacitor, 258 
the circuit structure outside the imaginary frame in Figure 2 is obtained. Under the control of the 259 
clock switch, the sampling and integration of the integrator are completed. In the figure, φ 2/φ 2d is 260 
an integral switch, and φ1/φ1d is a sampling switch, both of which are transmission gates 261 
controlled by two clocks that do not overlap each other in which φ1/φ1d is closed and φ2/φ2d is 262 
open. During this period, the quantizer performs sampling and conversion, that is, sampling by the 263 
first integrator. Meanwhile, the second-stage integrator samples the results of the first-stage 264 
integrator where φ2/φ2d is closed and φ1/φ1d is open. During this period, the quantization result 265 
of the quantizer is fed back to the input terminal through DAC and subtracted from the input signal 266 
and sent to the integrator. The first-stage integrator integrates the difference signal, and the 267 
second-stage integrator integrates the first-stage result, that is, the output of the integrator is 268 
delayed from the input signal by the input signals of two quantizers. 269 
The main components of integrator are transconductance operational amplifier and discrete 270 
switched capacitor. Traditional integrators generally adopt feedback structure, and input signals 271 
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need to be added before each stage of integrator input, resulting in a complex circuit structure. In 272 
order to further reduce the power consumption of the integrator, a feedforward structure is 273 
adopted. This architecture only needs to add the input signal before the first stage input of the 274 
integrator and is insensitive to the distortion of the operational amplifier in the integrator. As the 275 
swing is small where the swing of each operational amplifier is about 200MV, it optimizes the 276 
current demand of the amplifier and hence reduces power consumption. Because SAR ADC is used 277 
as the quantizer and the integrator processes the residual difference between the quantization result 278 
and the input signal, the first integrator needs no sampling capacitor, which further saves the chip 279 
area and hence elaborates the optimization of this part of the circuit. 280 
5.1Design of transconductance operational amplifier circuit 281 
According to the principle explanation of transconductance operational amplifier, the circuit 282 
result shown in Figure6 is designed. In the figure, except M3, M4, M12 and M13 are NMOS 283 
transistors, others are PMOS transistors. MOS transistors M1 and M2 are used as differential pairs, 284 
M3 and M4 are used as active loads, and M5 provides a constant current source to complete the 285 
differential input stage. The source follower is composed of M6 and M8, M7 and M9, and provides 286 
static bias for M10 and M11 at the same time. The VGS of M6 and M7 determines the DC voltage 287 
difference between the gates of output stages M10 and M12 and M11 and M13. by adjusting the 288 
width-length ratio of M6 and M7, the output offset can be guaranteed to be zero. Resistors and 289 
capacitors form a frequency compensation network, which is bridged between the input and output 290 
ends of the output amplifier stage. 291 
Vip Vin outnoutp
Iref
M1M2
M3M4
M5
M6M7
M8M9 M10M11
M12M13
VDD
VSS
Vfb
 292 
Figure 6.  Schematic of Transconductance Operational Amplifier 293 
5.2 Design of reference voltage source 294 
Fig. 7 is a circuit design diagram of a reference voltage source. As can be noticed, the sources 295 
and drains of PMOS transistors M5, M10 and M11 are connected to form a capacitor, which makes 296 
the matching design of M1~M4 stabilize the current of the current mirror. M6~M9 and capacitors 297 
together stabilize the supply current of M1~M4. PNP transistor VT2 is formed by connecting four 298 
VT1 in parallel to ensure the proportion. 299 
Sensors 2020, 9, x FOR PEER REVIEW 10 of 19 
 
AVDD
AVDD
AVDD
AVDD
AVDD
vdd
Ibais
R1
R2
R3
R4
R5
VT1
VT2
VT3
M1
M2
M3
M4
M5
M6
M7
M8
M9 M10
M11M12 M13
M16 M17M14
M15
M18 M19
M20 M21
 300 
Figure7. Circuit diagram of the reference voltage source 301 
6. Pre-circuit Simulation and Verification 302 
According to the proposed design concept, each module of the modulator is designed 303 
separately. In this section, the functional simulation of the designed circuit is carried out by using 304 
Cadence spectre simulation software to verify the design scheme and the feasibility of the circuit. 305 
The designed clock circuit is integrated and packaged, and the whole clock signal is generated by 306 
an external clock, and the clock control timing of the modulator is simulated. The full simulation 307 
circuit is shown in Figure 8.  As can be seen, the voltage amplitude of CLK is set to 1.8V, the period 308 
is 312.5ns, the rising and falling times are both 900ps, and the pulse width is 155ns. The clock signal 309 
label in the figure corresponds to the design. 310 
 311 
Sensors 2020, 9, x FOR PEER REVIEW 11 of 19 
 
C0
CLk1pp
Cd1
Cd2
Clk1
Clk1a
Clk1b
Clk1nn
SAR_Clk
Vcomp1
clk1nd
clk1n
clk1p
clk1pd
clk2n
clk2nd
clk2p
clk2pd
Clk0
CLK_genertor
C0
Clk1pp
Cd1
Cd2
Clk1
Clk1a
Clk1b
Clk1nn
SAR_Clk
Vcomp1
clk1nd
clk1n
clk1pd
clk2n
clk2nd
clk2p
clk2pd
Clk0
clk1p
D
V
D
D
D
G
N
D
A
V
D
D
A
G
N
D
1
V2 V1
V9V11
gnd gnd
Clk
gnd
Clk
V6
312 
 313 
Figure 8. Clock circuit simulation design 314 
The simulation results can be divided into two parts, the first part is quantizer sampling clock, 315 
quantizer switching clock and circuit switching clock signal, as shown in Figure 9. The second part 316 
is integrator clock, quantizer sampling clock and DAC transmission clock, are depicted in Figure 10. 317 
Through the simulation results of the clock circuit, it can be concluded that the clock unit design of 318 
each module of the modulator is reasonable, and the clock control signal meets the timing function 319 
of each module of the modulator. 320 
 321 
Figure 9. Simulation diagram of the overall clock of quantization part 322 
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 323 
Figure 10. Overall clock simulation diagram of the integral part 324 
Through the simulation and analysis of the modulator clock unit, the correctness of the overall 325 
timing logic of the designed modulator is verified. After each module unit of the circuit is designed, 326 
the overall circuit of the modulator circuit is simulated. The simulation circuit is shown in Figure 11, 327 
and the signal label in the figure is given in Table 1. Since CLK2p and CLK1p are the integrator 328 
integration phase and sampling phase clocks respectively, only one of them will be explained below. 329 
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Figure 11. Overall simulation structure diagram of the modulator 331 
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Table 1.Data Description Table of Modulator Structure Diagram 334 
Name 
Representative 
significance Name 
Representative 
significance 
RESET Modulator reset signal CLK Total clock input 
signal 
outn0 Negative feedforward 
of integrator 
VREFP voltage reference 
outp0 
Integrator forward 
feed VCM 
common-mode 
voltage 
VIN Negative input signal VREFN 
Terminal voltage at 
ground 
VIP Positive input signal Von1 DAC negative 
feedback 
B0~B4 Five-bit quantization Vop1 DAC positive feedback 
DATA 
Quantization result 
output clock vip0 
Negative input of 
integrator 
SARIN Comparator negative 
signal 
vin0 Positive input of 
integrator 
SAROUT Positive signal of 
comparator 
clk2p Integrator integrated 
phase clock 
 335 
As Cadence spectre takes a long time to simulate the time above microsecond level, and can't 336 
simulate the RESET signal in a short time, the RESET is not verified here, so that its grounding has 337 
no effect on the circuit. This simulation mainly verifies the logic output of the main signal of the 338 
modulator and further confirms the logic function of the modulator. The overall simulation is 339 
shown in Figure 12. 340 
 341 
Figure 12.overall function simulation diagram of the modulator 342 
By analyzing the simulation results, it can be concluded that after being processed by an 343 
integrator, the voltage amplitude of the comparator entering the quantizer is increased to a certain 344 
extent, and the voltage applied at both ends of the comparator is appropriately increased, which 345 
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makes the comparator more stable and also improves the accuracy. The quantizer also works 346 
normally under the action of the clock circuit, and the five-bit quantization output of the quantizer 347 
and the sampling clock of the quantizer output meet the predetermined output result. The main 348 
input/output signals and working clocks of the quantizer and integrator in the simulation diagram 349 
correspond to the working principle of the modulator described in the previous section, which 350 
verifies the rationality of the proposed working principle of the modulator. 351 
7. Layout Design  352 
The layout drawing and verification are completed using SMIC 180nm process. A bootstrap 353 
switch is used at the input of ADC to reduce the nonlinearity of on-resistance. The chip makes use of 354 
several capacitor units to form capacitors and achieves accurate proportional matching of 355 
coefficients. The differential structure of the capacitor array is completely symmetrically distributed 356 
on both sides of the comparator, which is used to improve the overall anti-noise capability of the 357 
circuit [33]. The digital control logic is uniformly placed at the back end of the chip, and the digital 358 
part and the analogue part are effectively isolated to reduce the interference of digital noise on the 359 
front-end analogue module. The overall design structure ensures the symmetrical arrangement of 360 
analogue parts of the ADC. 361 
The test chip is fabricated with 180nm CMOS process. The design does not require any high 362 
precision capacitance and low threshold voltage process. Fig. 13 shows a micrograph of the chip. The 363 
overall chip area is 1360µm2×1360µm2 and the core area is 966µm2×748µm2. 364 
 365 
 366 
 367 
 368 
 369 
Table 2.Parameter comparison 370 
 Power 
Consumption 
(mW) 
Frequency 
(MHz) 
FOMs 
(dB) 
CMOS 
Technology 
(µm) 
SNDR 
(dB) 
OSR AREA 
(mm^2) 
[34] 14.7 8.0 172.2 0.18 105.9 128 - 
[35] 8.1 - - 0.18 81.0 - - 
[36] 6.65 960 150.7 0.028 - 48 0.015625 
[37] 12.7 0.64 165.0 0.35 - 320 11.48 
[38] 475 2.5 - 0.25 100.0 - - 
[39] 18.5 - - 0.65 72.3 - 0.25 
[40] 5 256 160.4 0.13 74.4 64 0.33 
[41] 16 600 166.0 0.090 78 30 0.36 
[42] 3.2 1 165.6 0.35 100.2 250 3.8 
This 
work 3.65 3.2 
 
169.4 
 
0.18 
 
106 
 
128 
 
0.56 
 371 
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 372 
Figure 13. Modulator Chip Layout where (1) the multiplexed sampled capacitor array, (2) the 2nd 373 
order integrator, (3) the comparator and (4) the power supply 374 
8.Chip Testing and Comparison of previous works 375 
The performance comparison of the presented work with other published works can be found 376 
in Table 2. As can be seen, the designed modulator chip has lower power consumption and better 377 
performance against others. By measuring the voltage and current on the PCB of the Chip, the test 378 
power consumption of this design chip is found to be 3.654mW. However, there are some losses 379 
from the auxiliary devices and power supply on the testing board, which is resulted from the high 380 
test data. If other device losses and power losses are not considered, the actual power consumption 381 
of the chip is less than 2.5mW. Reference [18] adopts a 2nd order 4-bit quantizer structure which has 382 
a simulated power consumption of 69µW and lower than the proposed architecture. However, it 383 
adopts 65nm process and the simulated data doesn’t consider the power and circuit loss, so it 384 
cannot be compared on the same level. Meanwhile, the SNDR value of the proposed architecture is 385 
106dB which demonstrates the obvious advantages of the proposed architecture. 386 
By using 3.2 MS/s sampling rate, the output power spectrums with the oversampling ratio of 387 
128 of the delta-sigma ADC at three selected differential input sine waves, i.e. 5.1K, 12K and 23K 388 
are shown in Fig.14. In the current architecture, when the signal bandwidth (25K) is fixed, the 389 
oversampling ratio(OSR) is determined by the expected precision of the modulator and the highest 390 
sampling rate of the sampling circuit. For quantization noise, the higher the oversampling ratio is, 391 
the higher the signal-to-noise ratio (SNR) can be achieved by the modulator. However, the final 392 
accuracy of the modulator depends on the upper limit of the accuracy that can be realized by the 393 
sampling circuit, thus limiting the sampling rate of the modulator and ultimately affecting the 394 
oversampling ratio of the modulator. 395 
The results confirmed the consistent performance of the output power spectrums across the 396 
desired operating input sine wave frequency band from 0 to 25 KHz. To evaluate the corresponding 397 
SNDR performance, Fig.15 illustrates the measured SNDR against the input signal frequency. It can 398 
be seen that the peak SNDR is 106dB at 3kHz and the lowest SNDR is 101 dB at 25 KHz. Figure 15 399 
shows the SNDR point connection diagram of different integer signal frequencies under the same 400 
signal amplitude in the actual test. As can be seen, SNDR decreases with the increase of signal 401 
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frequency due to the presence of clock jitter and nonlinear factors. The data weighted averaging 402 
(DWA) is used in the feedback capacitor array, which reduces the harmonic components such as 403 
second harmonic and third harmonic caused by capacitor array mismatch, thus improving the 404 
overall dynamic range. The test results show that the dynamic range can exceed 100dB. The total 405 
power consumption of the chip is 3.654mW. The supply voltage of both analogue and digital circuits 406 
is 1.8V and the FOMs is 169.4 dB. 407 
 408 
(a) Spectrum Output of Modulator at 23K Input Frequency 409 
 410 
(b) Spectrum Output of Modulator at 13K Input Frequency 411 
 412 
(c)Spectrum Output of Modulator at 5.1K Input Frequency 413 
Figure 14. Output Power Spectrum of Modulator at Different Input Frequencies. 414 
 415 
Figure 15.  Measured relationship between input signal frequency and SNDR. 416 
 417 
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9. Conclusions  418 
Employing a 2nd order 5-bit quantization structure, a Σ-Δ modulator with low power 419 
consumption and high-resolution modulator scheme was proposed for analogue-to-digital 420 
converters. Through optimizing the circuit structure, a reusable quantizer sigma-delta modulator 421 
based on SAR structure was presented. Under the condition of 128 oversampling rate, it 422 
demonstrates a resolution of 16 bits, the power consumption of 3.654 mW and FOMs of 169.4 dB for 423 
0 to 25 kHz analogue signals, which has higher data conversion efficiency and higher optimal value. 424 
These results confirmed that the modulator of this structure meets the requirements of low power 425 
consumption and high precision for audio applications. The whole modulator was realized by SMIC 426 
single-layer polysilicon 6-layer metal 180nm CMOS process where the working power supply 427 
voltage was 1.8V. In comparison with other reported modulators realized by 180nm CMOS process, 428 
the proposed architecture offers several advantages and is far superior retrospectively with lower 429 
power consumption. 430 
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